BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images, please do not report the images to the Image Problem Mailbox.

WHAT IS CLAIMED IS:

1. A method for reducing false triggering of a signal in an information handling system, comprising:

detecting a high voltage on a signal received at an input of a delay circuit;

delaying the signal between the input of the delay circuit and an output of the delay circuit for a predetermined amount of time; and

preventing the high voltage from propagating to the output of the delay circuit if the delay circuit detects a low voltage on the signal after the predetermined amount of time.

2. The method of Claim 1, further comprising applying the high voltage at the output of the delay circuit if the high voltage exists on the signal after the predetermined amount of time.

3. The method of Claim 1, further comprising the high voltage generated by an electrostatic discharge event.

4. The method of Claim 1, further comprising the delay circuit operable to interface with a device in an information handling system.

5. The method of Claim 1, wherein the signal comprises an edge triggered control signal.

6. The method of Claim 1, further comprising the delay circuit including a one-shot operable to generate a pulse for the predetermined amount of time.

7. The method of Claim 1, wherein the predetermined amount of time comprises approximately one microsecond.

8. An information handling system, comprising:

a device including a control input; and

a delay circuit including an input and an output operably coupled to the control input of the device;

the delay circuit operable to delay a signal received at the input of the delay circuit for a predetermined amount of time and prevent a high voltage from propagating to the output of the delay circuit if the delay circuit detects a low voltage on the signal after the predetermined amount of time.

9. The system of Claim 8, further comprising the delay circuit operable to apply the high voltage at the output of the delay circuit if the high voltage exists on the signal after the predetermined amount of time.

10. The system of Claim 8, further comprising the high voltage generated by an electrostatic discharge (ESD) event.

11. The system of Claim 10, wherein the predetermined amount of time comprises approximately ten times a length of the ESD event.

12. The system of Claim 8, wherein the delay circuit comprises a one-shot circuit operable to generate a pulse for the predetermined amount of time.

13. The system of Claim 12, further comprising the one-shot circuit operable to be programmed in order to vary the predetermined amount of time.

14. The system of Claim 8, wherein the signal comprises an edge triggered signal operable to power off the information handling system.

15. The system of Claim 8, wherein the device comprises an interface control hub.

16. A device, comprising:

a control input; and

a delay circuit operably coupled to the control input, the delay circuit including an output;

the delay circuit operable to delay a signal received at the control input for a predetermined amount of time and prevent a high voltage from propagating to the output if the delay circuit detects a low voltage on the signal after the predetermined amount of time.

17. The device of Claim 16, further comprising the delay circuit operable to apply the high voltage at the output if the high voltage exists on the signal after the predetermined amount of time.

18. The device of Claim 16, further comprising the high voltage generated by an electrostatic discharge (ESD) event.

19. The device of Claim 16, further comprising the predetermined amount of time greater than a length of the ESD event by approximately ten times.

20. The device of Claim 16, wherein the delay circuit comprises a one-shot circuit operable to generate a pulse for the predetermined amount of time.

21. The device of Claim 16, wherein the signal comprises an edge triggered signal operable to power off an information handling system.